Deebakkarthi Chinnasame Rani

• Academics
• Research
• Projects
• Misc.

• Recent posts
• 2026-07-11 Domain-Adapted LLMs for VLSI Design and Verification: A Case Study on Formal Verification
• 2026-07-11 Invited Paper: VerilogEval: Evaluating Large Language Models for Verilog Code Generation
• 2026-07-11 AssertLLM: Generating and Evaluating Hardware Verification Assertions from Design Specifications via Multi-LLMs
• 2026-07-11 HierSVA: A Data Synthesis Pipeline, Dataset, and Benchmark for LLM-Driven Hierarchical Hardware Formal Verification
• 2026-07-11 OpenLLM-RTL: Open Dataset and Benchmark for LLM-Aided Design RTL Generation
• 2026-07-11 FIXME: Towards End-to-End Benchmarking of LLM-Aided Design Verification
• 2026-07-11 Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification
• 2026-07-11 SVA generation benchmarks for LLMs
• 2026-07-10 AssertionBench: A Benchmark to Evaluate Large-Language Models for Assertion Generation
• 2026-07-09 FVEval: Understanding Language Model Capabilities in Formal Verification of Digital Hardware
• See archive...
• Tags
• rss

---